

FIGURE 1
(PRIOR ART)





FIGURE 2



8 chips per clock

Figure 3




FIGURE 4




FIGURE 6A




FIGURE 6B

$$C_{\text{long},n}[7:0] = \text{LSFRA}[7:0] \text{ XOR } \text{LSFRB}[7:0]$$

Let us define $\text{LFSRC}'[i] = \text{LSFRC}[2\lfloor i/2 \rfloor]$

$$C_{\text{long},n}(i) = C_{\text{long},n}(i)(1 + j(-1)^i(C_{\text{long},n}(2\lfloor i/2 \rfloor)) \text{ (from 3G TS25.213)}$$

Multiplying bits by +1/-1 is the same as XOR for 0s and 1s.

XORing by 0xAA can be used in place of the $(-1)^i$ term.

In binary representation, the Scrambling Code $C_{\text{long},n}$ becomes:

$$\begin{aligned} C_{\text{long},n}[7:0] &= C_{\text{long},n}[7:0](1 + j(0xAA) \text{ XOR } C_{\text{long},n}[7:0]) \\ C_{\text{long},n}[7:0] &= \text{LFSRA}[7:0] \text{ XOR } \text{LSFRB}[7:0] \\ &\quad + j(\text{LFSRA}[7:0] \text{ XOR } \text{LSFRB}[7:0] \text{ XOR } 0xAA \text{ XOR } \text{LFSRC}'[7:0] \text{ XOR } \text{LFSRD}'[7:0]) \\ C_{\text{long},n}[7:0] &= \text{SCI}[7:0] + j\text{SCQ}[7:0] \end{aligned}$$

Let us define $\text{LFSRD}''[7:0] = 0xAA \text{ XOR } \text{LFSRD}'[7:0]$, then:

$$\begin{aligned} C_{\text{long},n}[7:0] &= (\text{LFSRA}[7:0] \text{ XOR } \text{LSFRB}[7:0]) \\ &\quad + j(\text{LFSRA}[7:0] \text{ XOR } \text{LSFRB}[7:0] \text{ XOR } \text{LFSRC}'[7:0] \text{ XOR } \text{LFSRD}''[7:0]) \end{aligned}$$

We use a lookup table to compute $\text{LFSRC}'[7:0]$ and $\text{LFSRD}''[7:0]$

Gold Code Generator Lookup[6:0] Definitions

<p>At Address 4n+0: $\text{OUT}[7:0] = \text{Next StateA}[3:0]:\text{PASSA}[3:0]$</p> <p> $\text{OUT}[7] = \text{IN}[6] \text{ XOR } \text{IN}[3]$ $\text{OUT}[6] = \text{IN}[5] \text{ XOR } \text{IN}[2]$ $\text{OUT}[5] = \text{IN}[4] \text{ XOR } \text{IN}[1]$ $\text{OUT}[4] = \text{IN}[3] \text{ XOR } \text{IN}[0]$ $\text{OUT}[3] = \text{IN}[3]$ $\text{OUT}[2] = \text{IN}[2]$ $\text{OUT}[1] = \text{IN}[1]$ $\text{OUT}[0] = \text{IN}[0]$ </p>	<p>At Address 4n+2: $\text{OUT}[7:0] = \text{Next StateC}[3:0]:\text{LFSRC}'[3:0]$</p> <p> $\text{OUT}[7] = \text{IN}[6] \text{ XOR } \text{IN}[3]$ $\text{OUT}[6] = \text{IN}[5] \text{ XOR } \text{IN}[2]$ $\text{OUT}[5] = \text{IN}[4] \text{ XOR } \text{IN}[1]$ $\text{OUT}[4] = \text{IN}[3] \text{ XOR } \text{IN}[0]$ $\text{OUT}[3] = \text{IN}[2]$ $\text{OUT}[2] = \text{IN}[2]$ $\text{OUT}[1] = \text{IN}[0]$ $\text{OUT}[0] = \text{IN}[0]$ </p>
<p>At Address 4n+1: $\text{OUT}[7:0] = \text{Next StateB}[3:0]:\text{PASSB}[3:0]$</p> <p> $\text{OUT}[7] = \text{IN}[6] \text{ XOR } \text{IN}[5] \text{ XOR } \text{IN}[4] \text{ XOR } \text{IN}[3]$ $\text{OUT}[6] = \text{IN}[5] \text{ XOR } \text{IN}[4] \text{ XOR } \text{IN}[3] \text{ XOR } \text{IN}[2]$ $\text{OUT}[5] = \text{IN}[4] \text{ XOR } \text{IN}[3] \text{ XOR } \text{IN}[2] \text{ XOR } \text{IN}[1]$ $\text{OUT}[4] = \text{IN}[3] \text{ XOR } \text{IN}[2] \text{ XOR } \text{IN}[1] \text{ XOR } \text{IN}[0]$ $\text{OUT}[3] = \text{IN}[3]$ $\text{OUT}[2] = \text{IN}[2]$ $\text{OUT}[1] = \text{IN}[1]$ $\text{OUT}[0] = \text{IN}[0]$ </p>	<p>At Address 4n+3: $\text{OUT}[7:0] = \text{Next StateD}[3:0]:\text{LFSRD}''[3:0]$</p> <p> $\text{OUT}[7] = \text{IN}[6] \text{ XOR } \text{IN}[5] \text{ XOR } \text{IN}[4] \text{ XOR } \text{IN}[3]$ $\text{OUT}[6] = \text{IN}[5] \text{ XOR } \text{IN}[4] \text{ XOR } \text{IN}[3] \text{ XOR } \text{IN}[2]$ $\text{OUT}[5] = \text{IN}[4] \text{ XOR } \text{IN}[3] \text{ XOR } \text{IN}[2] \text{ XOR } \text{IN}[1]$ $\text{OUT}[4] = \text{IN}[3] \text{ XOR } \text{IN}[2] \text{ XOR } \text{IN}[1] \text{ XOR } \text{IN}[0]$ $\text{OUT}[3] = \text{IN}[2]$ $\text{OUT}[2] = \text{IN}[2]$ $\text{OUT}[1] = \text{IN}[0]$ $\text{OUT}[0] = \text{IN}[0]$ </p>

FIGURE 8A

Gold Code Generator Lookup[10:4] Definitions

<p>At Address 4n+0: OUT[7:0] = IN[7:4]:Next StateA[7:4]</p> <p>OUT[7] = IN[3] OUT[6] = IN[2] OUT[5] = IN[1] OUT[4] = IN[0] OUT[3] = IN[6] XOR IN[3] OUT[2] = IN[5] XOR IN[2] OUT[1] = IN[4] XOR IN[1] OUT[0] = IN[3] XOR IN[0]</p>	<p>At Address 4n+2: OUT[7:0] = IN[7:4]:Next StateC[7:4]</p> <p>OUT[3] = IN[2] OUT[2] = IN[2] OUT[1] = IN[0] OUT[0] = IN[0] OUT[7] = IN[6] XOR IN[3] OUT[6] = IN[5] XOR IN[2] OUT[5] = IN[4] XOR IN[1] OUT[4] = IN[3] XOR IN[0]</p>
<p>At Address 4n+1: OUT[7:0] = IN[7:4]:Next StateB[7:4]</p> <p>OUT[7] = IN[3] OUT[6] = IN[2] OUT[5] = IN[1] OUT[4] = IN[0] OUT[3] = IN[6] XOR IN[5] XOR IN[4] XOR IN[3] OUT[2] = IN[5] XOR IN[4] XOR IN[3] XOR IN[2] OUT[1] = IN[4] XOR IN[3] XOR IN[2] XOR IN[1] OUT[0] = IN[3] XOR IN[2] XOR IN[1] XOR IN[0]</p>	<p>At Address 4n+3: OUT[7:0] = IN[7:4]:Next StateD[7:4]</p> <p>OUT[3] = /IN[2] OUT[2] = IN[2] OUT[1] = /IN[0] OUT[0] = IN[0] OUT[7] = IN[6] XOR IN[5] XOR IN[4] XOR IN[3] OUT[6] = IN[5] XOR IN[4] XOR IN[3] XOR IN[2] OUT[5] = IN[4] XOR IN[3] XOR IN[2] XOR IN[1] OUT[4] = IN[3] XOR IN[2] XOR IN[1] XOR IN[0]</p>

FIGURE 8B